Ninad Jangle

Logo

Electronics Engineering student at V.J.T.I, Silicon enthusiast, Proficient in Circuit Design, RISC-V, Web Development and Automation.
Gsoc 21’ @FOSSi Foundation | 2nd Prize @7th Delta Advanced Automation Cup | Electronics Head @SRA VJTI

View My LinkedIn Profile
View My CV
View My GitHub Profile



View the Project on GitHub ninja3011/Ninad-Jangle

/ Home / Tracker / About / TL-Verilog / Blogs /


Week 11


< Prev / Next >
  1. 12/08/2021:
    • Completed the basic signal using mutators and extensions
    • CODE TO GET MUTATORS WORKING: generator/signal.js (Terrible documentation online)

  2. 13/08/2021:
    • Trying to Lift state Up, blocklydiv works but toolbox throws container error.
    • Error: Toolbox must have a contents attribute.
  3. 14/08/2021:
    • Played with mutators, trying to get ternary operator mutator working. Got
  4. 15/08/2021:
    • Added pipesignal, statesignal, assginedstatesignal, …
    • Lifted state up. Deleted Main.js and integrated all files with App.js
  5. 16/08/2021:
    • Added open in makerchip button. open in makerchip
  6. 17/08/2021:
    • Made Mutators inline, they have 3 inputs
      • retiming
      • type
      • function

  7. 18/08/2021:
    • Redesigned Signal Block and calibrated its inputs for the sleekest design during coding.