Ninad Jangle


Electronics Engineering student at V.J.T.I, Silicon enthusiast, Proficient in Circuit Design, RISC-V, Web Development and Automation.
Gsoc 21’ @FOSSi Foundation | 2nd Prize @7th Delta Advanced Automation Cup | Electronics Head @SRA VJTI

View My LinkedIn Profile
View My CV
View My GitHub Profile

View the Project on GitHub ninja3011/Ninad-Jangle

/ Home / Tracker / About / TL-Verilog / Blogs /

Week 13

< Prev
  1. 26/08/2021:
    • Added a value based ternary operator block
    • Added a { , .. } list block as required.
    • Failed to code the CPU again, getting the error for instr7 signal. Could’nt solve it after sitting with it for 3 hrs.
  2. 27/08/2021:
    • Finally completed the MYTH CPU Core on blockly.
    • A [] was missing around a 7 in one of the { , } blocks, this was creating an instr7 which was used but never defined.
  3. 28/08/2021:
    • Was in a full day Car travel from Goa back to Thane.
  4. 29/08/2021:
    • Presented the MYTH CPU Core on the MYTH Workshop Webinar organised by Kunal Ghosh and Steve Hoover.
  5. 30/08/2021:
    • Worked on Ternary operators with mutators.
    • It is not easier than seperate blocks and throws a “in * input not there” error
  6. 31/08/2021:
    • Tried to change the div to stretch till scroll end using chakra-ui but unsuccessfull.
  7. 1/09/2021:
    • Tested it with some juniors and friends, the text shows up weird on phones
    • Need to make it responsive