/ Home / Tracker / About / TL-Verilog / Blogs /
- Presented a validity demo run on call
- Discussed further plans with GSoC Mentors
- Worked on developing ninadjangle.tech for GSoC Documentation
- Started work on coding the MYTH CPU Core on the site.
- Could not code it cause there was not a way to code multiple precursors and successors to the signal in the block.
- Added the mulifuntional list block. Using this one can add a lot of different inline blocks and merge in one.
- Tried coding the CPU again.
- Got stuck again at the part where there is a ternary inside a statement.
- My ternary system does ternary as statement inputs, required solution required a ternary solution which uses value inputs